Senior Advanced ASIC/FPGA

  • General Dynamics Mission Systems
  • Scottsdale, AZ, USA
  • Sep 08, 2020
Full time Engineering

Job Description

General Dynamics Mission Systems has an immediate opening for a Senior Advanced ASIC/FPGA.  This position provides an opportunity to further advance the cutting-edge technology that supports some of our nation’s core defense/intelligence services and systems.  General Dynamics Mission Systems employees work closely with esteemed customers to develop solutions that allow them to carry out high-stakes national security missions.


Key Responsibilities

The Senior Principal ASIC/FPGA Engineer will possess in-depth field programmable gate arrays (FPGA), digital signal processor (DSP), and/or global positioning system (GPS) experience utilizing Verilog/SystemVerilog for integrated circuit (IC) design and verification. S/he will support ASIC complementary metal-oxide semiconductor (CMOS) technologies 45nm or smaller and support DSP and/or custom digital interface design or verification tasks for IC devices to be utilized in hi-reliability space-based communications systems. In this role the Senior Principal ASIC/FPGA Engineer will be responsible for the following:

  • Design responsibilities include most, if not all, phases of design including architecture and requirements development, preliminary and detail design and verification development and documentation, synthesis, timing analysis, clock domain crossing analysis, equivalence checking, IC radiation analysis, and interfacing with wafer foundry engineers.
  • Verification responsibilities include developing SystemVerilog assertions and functional coverage to support an assertion-based, coverage-driven constrained random verification methodology.


In addition, the successful candidate must:

  • Be able to effectively and efficiently work with other team members to include other IC design and verification engineers, systems engineers, software engineers, project managers, customers and suppliers.
  • Possess experience in implementing novel DSP algorithms efficiently into Xilinx FPGA structures or ASIC custom logic.
  • Have knowledge of Polyphase Filter, Finite Impulse Response (FIR) Filter, Fast Fourier Transform (FFT)/Discrete Fourier Transform (DFT) design structures.


Basic Qualifications

The Senior Principal ASIC/FPGA Engineer position requires a Bachelor's Degree in Electrical, Computer or Systems Engineering, Computer Science or a related specialty or the equivalent experience, and a minimum of ten years of related experience.  A Master’s Degree in related specialty and a minimum of eight years of related experience is preferred.


The successful candidate must have eight to ten years of directly related ASIC and/or FPGA design experience and demonstrate a passion for innovation, a sophisticated understanding of advanced electronics systems, and the ability to further advance and support GDMS.


Qualifications (Preferred)

Experience with most, if not all, of the following languages and processes are highly desired:

  • Verilog
  • SystemVerilog
  • C
  • Perl
  • Behavioral and register transfer level (RTL) Simulation
  • FPGA design
  • Synthesis
  • Direct Programming Interface (DPI)

Experience with most, if not all, of the following electronic design automation (EDA) design tools from Synopsys and Mentor Graphics highly desired such as:

  • Mentor QuestaSim
  • Mentor Precision (FPGA)
  • Mentor 0-in CDC
  • Xilinx ISE / Vivado
  • Synopsys Design Compiler / ICC (ASIC)
  • Synopsys Primetime
  • Rational Clearcase Data Management